

10-Bit, 40 MSPS/60 MSPS A/D Converter


AD9050

FEATURES

Low Power: 315 mW @ 40 MSPS, 345 mW @ 60 MSPS On-Chip T/H, Reference Single +5 V Power Supply Operation Selectable 5 V or 3 V Logic I/O SNR: 53 dB Minimum at 10 MHz w/40 MSPS

APPLICATIONS
Medical Imaging
Instrumentation
Digital Communications
Professional Video

FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD 9050 is a complete 10-bit monolithic sampling analog-to-digital converter (ADC) with an onboard track-and-hold and reference. The unit is designed for low cost, high performance applications and requires only +5 V and an encode clock to achieve 40 M SPS or 60 M SPS sample rates with 10-bit resolution.

The encode clock is TTL compatible and the digital outputs are CMOS; both can operate with 5 V/3 V logic, selected by the user. The two-step architecture used in the AD 9050 is optimized to provide the best dynamic performance available while maintaining low power consumption.

A 2.5 V reference is included onboard, or the user can provide an external reference voltage for gain control or matching of multiple devices. Fabricated on an advanced BiCMOS process, the AD9050 is packaged in space saving surface mount packages (SOIC, SSOP) and is specified over the industrial (-40°C to +85°C) temperature range. The 60 MSPS version (AD9050BRS-60) is only available in the SSOP package.




Figure 1. Typical Connections

AD9050- SPECIFICATIONS [$V_{DD} = +5 V$; internal reference; ENCODE = 40 MSPS for BR/BRS, 60 MSPS for BRS-60 unless otherwise noted]

		Test	AD9050BR/BRS			AD 9050BRS-60			
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION				10			10		Bits
DC ACCURACY									
Differential Nonlinearity	+25°C	1		0.75	1.75		0.85	1.85	LSB
- · · · • · · · · · · · · · · · · · · ·	Full	V		1.0			1.1		LSB
Integral N onlinearity	+25°C	l i		1.0	1.75		1.25	2.0	LSB
The egral in onlinearity	Full	l v		1.25	1.75		1.50	2.0	LSB
N o M issing C odes	Full	iv		GUARA	NTEED		GUARAI	NTEED	
Gain Error	+25°C	l i		±1.0	7.5		±1.0	8.5	% FS
Gain Tempco ¹	Full	V		± 1.00	7.5		± 1.00	0.5	ppm/°C
Gaill Tellipco	ruii	V		±100			±100		рріп/ С
ANALOG INPUT									
Input Voltage Range	+25°C	V		1.024			1.024		V p-p
Input Offset Voltage	+25°C	1	-10	+7	+25	-10	+7	+25	mV .
,	Full	IV	-32		+51	-32		+51	mV
Input Resistance	+25°C		3.5	5.0	6.5	3.5	5.0	6.5	kΩ
Input Capacitance	+25°C	V	0.0	5		0.0	5		pF
Analog Bandwidth	+25°C	v		100			100		MHz
	125 C	V		100			100		11112
BANDGAP REFERENCE									
Output Voltage	+25°C		2.4	2.5	2.6	2.4	2.5	2.6	V
T emperature C oefficient ¹	Full	V		±50			± 50		ppm/°C
SWITCHING PERFORMANCE									
M aximum Conversion Rate	+25°C	1	40			60			M SPS
M inimum Conversion Rate	+25°C	İv	40	1.5	3	00	1.5	3	M SPS
	+25°C	V		2.7	5		2.7	2	
A perture D elay (t _A)									ns
Aperture Uncertainty (Jitter)	+25°C	V		5	16	r	5	10	ps, rms
Output Propagation Delay $(t_{PD})^2$	Full	IV	5		15	5		15	ns
DYNAMIC PERFORMANCE									
Transient Response	+25°C	V		10			10		ns
Overvoltage Recovery Time	+25°C	V		10			10		ns
ENOBS									
$f_{IN} = 2.3 M H z$	+25°C	V		8.93			8.93		ENOBs
$f_{1N} = 10.3 \text{ MHz}$	+25°C	ĺ	8.51	8.85		8.15	8.51		ENOBs
Signal-to-Noise Ratio (SINAD) ³	0		0.01			0.20	0.0-		
f _{IN} = 2.3 M H z	+25°C	V		55.5			55.5		dB
$f_{IN} = 10.3 \text{ MHz}$	+25°C	l i	53	55		51	53		dB
Signal-to-Noise Ratio	123 0	'		33		31	33		u b
(Without Harmonics)									
$f_{IN} = 2.3 \text{ M Hz}$	+25°C	V		56			56		dB
			53.5	55.5		C1 C	54.0		dB
$f_{IN} = 10.3 \text{ MHz}$	+25°C		33.3	55.5		51.5	34.0		ub
2nd Harmonic Distortion	13500	.,		CO			CO		dD -
$f_{IN} = 2.3 \text{ MHz}$	+25°C	V		-69	C O		-69	FO F	dBc
$f_{IN} = 10.3 \text{ MHz}$	+25°C	1		-67	-60		-64	-58.5	dBc
3rd Harmonic Distortion									
$f_{1N} = 2.3 M H z$	+25°C	V		-75			-75		dBc
$f_{IN} = 10.3 M H z$	+25°C			-70	-58		-62	-57.5	dBc
T wo-T one Intermodulation									
Distortion (IM D) ⁴	+25°C	V		65			65		dBc
Differential Phase	+25°C	V		0.15			0.15		D egrees
Differential Gain	+25°C	V		0.25			0.25		%

-2-REV. B

		Test	Test AD 9050BR/BRS			AD 9050BRS-60			
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
ENCODE INPUT									
Logic "1" Voltage	Full	IV	2.0			2.0			V
Logic "0" Voltage	Full	IV			0.8			0.8	V
Logic "1" Current	Full	IV			1			1	μΑ
Logic "0" Current	Full	IV			1			1	μΑ
Input Capacitance	+25°C	V		10			10		pF
Encode Pulse Width High (t _{EH})	+25°C	IV	10		166	6.7		166	ns
Encode Pulse Width Low (t _{EL})	+25°C	IV	10		166	6.7		166	ns
DIGITAL OUTPUTS									
Logic "1" Voltage	Full	IV	4.95			4.95			V
Logic "0" Voltage	Full	IV			0.05			0.05	V
Logic "1" Voltage (3.0 V _{DD})	Full	IV	2.95			2.95			V
Logic "0" Voltage (3.0 V _{DD})	Full	IV			0.05			0.05	V
Output Coding			Offset	Binary	Code	O ffset	Binary	Code	
POWER SUPPLY									
V _D , V _{DD} Supply Current ⁵	Full	IV	40	63	80	40	69	87.2	mA
Power Dissipation ⁵	Full	IV		315	400		345	486	mW
Power Supply Rejection Ratio									
(PSRR) ⁶	+25°C	1			±10			± 10	mV/V

NOTES

Specifications subject to change without notice.

EXPLANATION OF TEST LEVELS Test Level

1 - 100% Production T ested.

Parameter is guaranteed by design and characterization testing.

V – Parameter is a typical value only.

ABSOLUTE MAXIMUM RATINGS*

V_D , V_{DD} +/ V
ANALOG IN1.0 V to $V_D + 1.0$ V
Digital Inputs0.5 V to V _D
V_{REF} Input0.5 V to V_{D}
Digital Output Current
Operating Temperature
AD 9050BR/BRS/BRS-6040°C to +85°C
Storage T emperature65°C to +150°C

^{*}Stresses above those listed under Absolute M aximum R atings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Option*		
AD 9050BR	-40°C to +85°C	R-28		
AD 9050BRS	-40°C to +85°C	RS-28		
AD 9050BRS-60	-40°C to +85°C	RS-28		

^{*}R = Small Outline (SO); RS = Shrink Small Outline (SSOP).

REV. B -3-

¹"Gain Tempco" is for converter only; "Temperature Coefficient" is for bandgap reference only.

²Output propagation delay (t_{PD}) is measured from the 50% point of the rising edge of the encode command to the midpoint of the digital outputs with 10 pF maximum loads.

³RMS signal to rms noise with analog input signal 0.5 dB below full scale at specified frequency for BR/BRS, 1.0 dB below full scale for BRS-60.

Intermodulation measured relative to either tone with analog input frequencies of 9.5 MHz and 9.9 MHz at 7 dB below full scale.

⁵Power dissipation is measured at full update rate with AIN of 10.3 M Hz and digital outputs loaded with 10 pF maximum. See Figure 4 for power dissipation at other conditions.

 $^{^6}$ M easured as the ratio of the change in offset voltage for 5% change in +V $_{\rm D}$.

AD9050


Table I. AD 9050 Digital Coding (Single Ended Input AIN, AINB Bypassed to GND)

Analog Input	Voltage Level	OR (Out of Range)	Digital Output MSBLSB	
3.813	Positive Full Scale + 1 L SB	1	1111111111	
3.300	M idscale	0	011111111	
2.787	N egative F ull Scale – 1 LSB	1	000000000	

PIN FUNCTION DESCRIPTIONS

Pin No	Name	Function
1, 7, 12, 21, 23	GND	Ground.
2, 8, 11	V _D	Analog +5 V \pm 5% power supply.
3	VREFOUT	Internal bandgap voltage reference (nominally +2.5 V).
4	VREFIN	Input to reference amplifier. Voltage reference for ADC is connected here.
5	COMP	Internal compensation pin, $0.1 \mu F$ bypass connected here to V_D (+5 V).
6	REF _{BP}	External connection for $(0.1 \mu\text{F})$ reference bypass capacitor.
9	AINB	Complementary analog input pin (Analog input bar).
10	AIN	Analog input pin.
13	ENCODE	Encode clock input to ADC. Internal T/H is placed in hold mode (ADC is encoding) on rising edge of encode signal.
14	OR	Out of range signal. Logic "0" when analog input is in nominal range. Logic "1" when analog input is out of nominal range.
15	D9 (M SB)	M ost significant bit of ADC output.
16-19	D8-D5	Digital output bits of ADC.
20, 22	V _{DD}	Digital output power supply (only used by digital outputs).
24-27	D4-D1	Digital output bits of ADC.
28	D0 (LSB)	Least significant bit of ADC output.


PIN CONFIGURATION



CAUTION .

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 9050 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





		MIN	TYP	MAX
t _A	APERTURE DELAY		2.7ns	
t _{EH}	PULSE WIDTH HIGH	10ns*		166ns
t _{EL}	PULSE WIDTH LOW	10ns*		166ns
t _{PD}	OUTPUT PROP DELAY	5.0ns	8.2ns	15.0ns

*FOR BR/BRS, SEE SPECIFICATION TABLE

Figure 2. Timing Diagram




Figure 3. Equivalent Circuits

REV. B -5-

AD9050- Typical Performance Curves




Figure 4. Power Dissipation vs. Clock Rate




Figure 5. SNR/Distortion vs. Frequency




Figure 6. SNR vs. Clock Rate




Figure 7. SNR vs. Temperature




Figure 8. Two-Tone IMD




Figure 9. Differential Gain/Differential Phase

-6- REV. B




Figure 10. FFT Plot 40 MSPS, 2.3 MHz




Figure 11. FFT Plot 60 MSPS, 10.3 MHz




Figure 12. FFT Plot 40 MSPS, 10.3 MHz




Figure 13. SNR vs. Clock Pulse Width




Figure 14. ADC Gain vs. AIN Frequency




Figure 15. t_{PD} vs. Temperature 3 V/5 V

REV. B -7-

AD9050

THEORY OF OPERATION

Refer to the block diagram on the front page.

The AD 9050 employs a subranging architecture with digital error correction. This combination of design techniques ensures true 10-bit accuracy at the digital outputs of the converter.

At the input, the analog signal is buffered by a high speed differential buffer and applied to a track-and-hold (T/H) that holds the analog value present when the unit is strobed with an ENCODE command. The conversion process begins on the rising edge of this pulse. The two stage architecture completes a coarse and then a fine conversion of the T/H output signal.

Error correction and decode logic correct and align data from the two conversions and present the result as a 10-bit parallel digital word. Output data are strobed on the rising edge of the ENCODE command. The subranging architecture results in five pipeline delays for the output data. Refer to the AD 9050 Timing Diagram.

USING THE AD 9050 3 V System

The digital input and outputs of the AD 9050 can be easily configured to directly interface to 3 V logic systems. The encode input (Pin 13) is TTL compatible with a logic threshold of 1.5 V. This input is actually a CMOS stage (refer to Equivalent Encode Input Stage) with a TTL threshold, allowing operation with TTL, CMOS and 3 V CMOS logic families. Using 3 V CMOS logic allows the user to drive the encode directly without the need to translate to +5 V. This saves the user power and board space. As with all high speed data converters, the clock signal must be clean and jitter free to prevent the degradation of dynamic performance.

The AD 9050 outputs can also directly interface to 3 V logic systems. The digital outputs are standard CM OS stages (refer to AD 9050 O utput Stage) with isolated supply pins (Pins 20, 22 $V_{\rm DD}$). By varying the voltage on the $V_{\rm DD}$ pins, the digital output levels vary respectively. By connecting Pins 20 and 22 to the 3 V logic supply, the AD 9050 will supply 3 V output levels. C are should be taken to filter and isolate the output supply of the AD 9050 as noise could be coupled into the AD C , limiting performance.

Analog Input

The analog input of the AD 9050 is a differential input buffer (refer to AD 9050 Equivalent Analog Input). The differential inputs are internally biased at +3.3 V, obviating the need for external biasing. Excellent performance is achieved whether the analog inputs are driven single-ended or differential (for best dynamic performance, impedances at AIN and AINB should match).

Figure 16 shows typical connections for the analog inputs when using the AD 9050 in a dc coupled system with single ended signals. All components are powered from a single +5 V supply. The AD 820 is used to offset the ground referenced input signal to the level required by the AD 9050.

AC coupling of the analog inputs of the AD 9050 is easily accomplished. Figure 17 shows capacitive coupling of a single ended signal while Figure 18 shows transformer coupling differentially into the AD 9050.




Figure 16. Single Supply, Single Ended, DC Coupled AD9050




Figure 17. Single Ended, Capacitively Coupled AD9050




Figure 18. Differentially Driven AD9050 Using Transformer Coupling

The AD 830 provides a unique method of providing dc level shift for the analog input. Using the AD 830 allows a great deal of flexibility for adjusting offset and gain. Figure 19 shows the AD 830 configured to drive the AD 9050. The offset is provided by the internal biasing of the AD 9050 differential input (Pin 9). For more information regarding the AD 830, see the AD 830 data sheet.




Figure 19. Level Shifting with the AD830

AD9050

Overdrive of the Analog Input

Special care was taken in the design of the analog input section of the AD 9050 to prevent damage and corruption of data when the input is overdriven. The nominal input range is +2.788 V to 3.812 V (1.024 V p-p centered at 3.3 V). Out-of-range comparators detect when the analog input signal is out of this range and shut the T/H off. The digital outputs are locked at their maximum or minimum value (i.e., all "0" or all "1"). This precludes the digital outputs from changing to an invalid value when the analog input is out of range.

When the analog input signal returns to the nominal range, the out-of-range comparators switch the T /H back to the active mode and the device recovers in approximately 10 ns.

The input is protected to one volt outside the power supply rails. For nominal power (+5 V and ground), the analog input will not be damaged with signals from +6.0 V to -1.0 V.

Timing

The performance of the AD 9050 is very insensitive to the duty cycle of the clock. Pulse width variations of as much as $\pm 10\%$ will cause no degradation in performance. (see Figure 13, SNR vs. Clock Pulse Width).

The AD 9050 provides latched data outputs, with five pipeline delays. Data outputs are available one propagation delay (t_{PD}) after the rising edge of the encode command (refer to the AD 9050 Timing Diagram). The length of the output data lines and loads placed on them should be minimized to reduce transients within the AD 9050; these transients can detract from the converter's dynamic performance.

The minimum guaranteed conversion rate of the AD 9050 is 3 M SPS. Below a nominal of 1.5 M SPS the internal T/H switches to a track function only. This precludes the T/H from drooping to the rail during the conversion process and minimizes saturation issues. At clock rates below 3 M SPS dynamic performance degrades. The AD 9050 will operate in burst mode operation, but the user must flush the internal pipeline each time the clock stops. This requires five clock pulses each time the clock is restarted for the first valid data output (refer to Figure 2 Timing Diagram).

Power Dissipation

The power dissipation specification in the parameter table is measured under the following conditions: encode is 40 M SPS or 60 M SPS, analog input is –0.5 dBFS at 10.3 M Hz, the digital outputs are loaded with approximately 7 pF (10 pF maximum) and $V_{\rm DD}$ is 5 V. These conditions intend to reflect actual usage of the device.

As shown in Figure 4, the actual power dissipation varies based on these conditions. For instance, reducing the clock rate will reduce power as expected for C M OS-type devices. Also the loading determines the power dissipated in the output stages. From an ac standpoint, the capacitive loading will be the key (refer to Equivalent Output Stage).

The analog input frequency and amplitude in conjunction with the clock rate determine the switching rate of the output data bits. Power dissipation increases as more data bits switch at faster rates. For instance, if the input is a dc signal that is out of range, no output bits will switch. This minimizes power in the output stages, but is not realistic from a usage standpoint.

The dissipation in the output stages can be minimized by interfacing the outputs to 3 V logic (refer to USING THE AD 9050, 3 V System). The lower output swings minimize consumption. Refer to Figure 4 for performance characteristics.

Voltage Reference

A stable and accurate +2.5 V voltage reference is built into the AD 9050 (Pin 3, V_{REF} Output). In normal operation the internal reference is used by strapping Pins 3 and 4 of the AD 9050 together. The internal reference has 500 μA of extra drive current that can be used for other circuits.

Some applications may require greater accuracy, improved temperature performance, or adjustment of the gain of the AD 9050, which cannot be obtained by using the internal reference. For these applications, an external +2.5 V reference can be used to connect to Pin 4 of the AD 9050. The VREF $_{\mbox{\scriptsize IN}}$ requires 5 $\mu\mbox{A}$ of drive current.

The input range can be adjusted by varying the reference voltage applied to the AD 9050. No appreciable degradation in performance occurs when the reference is adjusted $\pm 5\%$. The full-scale range of the ADC tracks reference voltage changes linearly.

REV. B -9-




Figure 20. Evaluation Board Top Layer




Figure 21. Evaluation Board Ground Layer




Figure 22. Evaluation Board Bottom Layer




Figure 23. Silkscreen

-10- REV. B





Figure 24. Evaluation Board Schematic

REV. B -11-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

28-Lead SOIC (R-28)



28-Lead SSOP (RS-28)

